

This Page Is Inserted by IFW Operations
and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

**As rescanning documents *will not* correct images,
please do not report the images to the
Image Problem Mailbox.**

10/064,300

IN THE CLAIMS:

Please substitute the following claims for the same numbered claims in the application.

1. (Currently Amended) A method for performing parasitic extraction for a component having a plurality of nets and ports, said method comprising:

calculating a minimum output impedance for each of said ports;

estimating a maximum parasitic impedance for each of said ports;

determining an amount by which said maximum parasitic impedance exceeds said minimum output impedance for each of ports; ~~and~~

extracting actual parasitic impedance values from ports where said maximum parasitic impedance exceeds said minimum output impedance by more than a predetermined amount[.];

and

categorizing said nets for their parasitic accuracy needs based on a comparison of said minimum output impedance with said maximum parasitic impedance.
2. (Currently Amended) The method of claim 1, wherein said step of calculating of said minimum output impedance includes tracing resistances within each net in said component from a power supply along a least resistive path and adding resistances of resistors along said path.
3. (Original) The method of claim 1, wherein said step of calculating of said minimum

10/064,300

output impedance includes calculating minimum capacitances within each net in said component, considering all bias conditions.

4. (Original) The method of claim 1, wherein said estimating of said maximum parasitic impedance is based on area and perimeter values of all nets in said component.

5. (Original) The method of claim 1, wherein said estimating of said maximum parasitic impedance is based on a geometry of nets in said component.

6. (Original) The method of claim 5, wherein said geometry comprise a summation of area and perimeter values of all said nets in said component.

7. (Original) The method of claim 1, wherein said estimating of said maximum parasitic impedance comprises calculating a resistance of a total length of wiring having an average wire width within an associated net within said component.

8. (Currently Amended) A method for performing parasitic extraction for a component having a plurality of nets and ports, said method comprising:

calculating a minimum output impedance for each of said ports;

estimating a maximum parasitic impedance for each of said ports;

determining an amount by which said maximum parasitic impedance exceeds said

10/064,300

minimum output impedance for each of ports;

extracting actual parasitic impedance values from ports where said maximum parasitic impedance exceeds said minimum output impedance by more than a predetermined amount; ~~and~~

using said estimated maximum parasitic impedance as said actual parasitic impedance for ports where said maximum parasitic impedance does not exceed said minimum output impedance by more than said predetermined amount[[]]; and

categorizing said nets for their parasitic accuracy needs based on a comparison of said minimum output impedance with said maximum parasitic impedance.

9. (Currently Amended) The method of claim 8, wherein said step of calculating of said minimum output impedance includes tracing resistances within each net in said component from a power supply along a least resistive path and adding resistances of resistors along said path.

10. (Original) The method of claim 8, wherein said step of calculating of said minimum output impedance includes calculating minimum capacitances within each net in said component, considering all bias conditions.

11. (Original) The method of claim 8, wherein said estimating of said maximum parasitic impedance is based on area and perimeter values of all nets in said component.

12. (Original) The method of claim 8, wherein said estimating of said maximum parasitic

10/064,300

impedance is based on a geometry of nets in said component.

13. (Original) The method of claim 12, wherein said geometry comprise a summation of area and perimeter values of all said nets in said component.

14. (Original) The method of claim 8, wherein said estimating of said maximum parasitic impedance comprises calculating a resistance of a total length of wiring having an average wire width within an associated net within said component.

15. (Currently Amended) A system for performing parasitic extraction for a component having a plurality of nets and ports, said system comprising:

a calculator adapted to calculate a minimum output impedance for each of said ports;

an estimator adapted to estimate a maximum parasitic impedance for each of said ports;

a comparator adapted to determine an amount by which said maximum parasitic impedance exceeds said minimum output impedance for each of ports; and

a selector adapted to extract actual parasitic impedance values from ports where said maximum parasitic impedance exceeds said minimum output impedance by more than a predetermined amount[[]],

wherein said nets are categorized for their parasitic accuracy needs based on a comparison of said minimum output impedance with said maximum parasitic impedance.

10/064,300

16. (Currently Amended) The system of claim 15, wherein calculator is further adapted to trace resistances within each net in said component from a power supply along a least resistive path and add resistances of resistors along said path.
17. (Original) The system of claim 15, wherein said calculator is further adapted to calculate minimum capacitances within each net in said component, considering all bias conditions.
18. (Original) The system of claim 15, wherein said estimator bases said estimate of said maximum parasitic impedance on area and perimeter values of all nets in said component.
19. (Original) The system of claim 15, wherein said estimator bases said estimate of said maximum parasitic impedance on a geometry of nets in said component.
20. (Original) The system of claim 19, wherein said geometry comprise a summation of area and perimeter values of all said nets in said component.
21. (Currently Amended) A program storage device readable by machine, tangibly embodying a program of instructions executable by said machine to perform a method for performing parasitic extraction for a component having a plurality of nets and ports, said method comprising:
- calculating a minimum output impedance for each of said ports;

10/064,300

estimating a maximum parasitic impedance for each of said ports;
determining an amount by which said maximum parasitic impedance exceeds said
minimum output impedance for each of ports; ~~and~~
extracting actual parasitic impedance values from ports where said maximum parasitic
impedance exceeds said minimum output impedance by more than a predetermined amount[[]];
and
categorizing said nets for their parasitic accuracy needs based on a comparison of said
minimum output impedance with said maximum parasitic impedance.

22. (Currently Amended) The program storage device of claim 21, wherein said step of
calculating of said minimum output impedance includes tracing resistances within each net in
said component from a power supply along a least resistive path and adding resistances of
resistors along said path.

23. (Original) The program storage device of claim 21, wherein said step of calculating of
said minimum output impedance includes calculating minimum capacitances within each net in
said component, considering all bias conditions.

24. (Original) The program storage device of claim 21, wherein said estimating of said
maximum parasitic impedance is based on area and perimeter values of all nets in said
component.

10/064,300

25. (Original) The program storage device of claim 21, wherein said estimating of said maximum parasitic impedance is based on a geometry of nets in said component.
26. (Original) The program storage device of claim 25, wherein said geometry comprise a summation of area and perimeter values of all said nets in said component.
27. (Original) The program storage device of claim 21, wherein said estimating of said maximum parasitic impedance comprises calculating a resistance of a total length of wiring having an average wire width within an associated net within said component.